name | Bernd Paysan | ![]() |
---|---|---|
date of birth | 1970/03/03 | |
nationality | German |
1976-1978 | Primary School ![]() | |
---|---|---|
1978-1980 | Primary School ![]() | |
1980-1989 | Abitur | ![]() |
1990-1997 | Diplom | Computer Science at ![]() |
1989-1990 | alternative civilian service in ![]() |
---|
Date | Employer & Role |
---|---|
2011/12-now | ![]() Customer Project example: Customer Nova Welt Innovation (Hong Kong), visualize CAN bus protocol for charging electric vehicles: state transitions, error flags and voltage/current plot; record and play back stored log files. |
2010/2-2011/9 | ![]() Senior Design Engineer:
|
2008/7-2010/2 | ![]() IC Design Engineer:
Administration of the Munich Linux network |
2005/4-2008/7 | Zetex aquired Mikron AG IC Design Engineer:
Administration of the Munich Linux network |
1998/10-2005/4 | Mikron AG IC Design Engineer:
From 2005 also administration of the Unix/Linux network |
1997/7-1998/10 | ![]() ASIC Designer: consulting customers in ASIC projects. Wrote a C++ Model for a CAN peripheral for Siemens HL. Wrote tests for the VHDL model of the CAN peripheral. Designed a generic peripheral class, support for event driven C++ hardware simulation library. |
1990/1-now | Own company Software engineer: development of Forth systems, Forth GUIs, part-time job, see projects below |
German (mother tong), English (excellent), French (fluent), Chinese (moderate, 2.5 years course, experience during travels, with coworkers and wife)
C, C++, Verilog, VHDL, Forth, 68k assembler, x86 assembler, PIC17 assembler, ARM Cortex-Mx assembler, Lisp/Scheme, Modula-II, Java, Prolog, (La)TeX, HTML, TCL, Perl, Python, bash, Matlab/Simulink
Linux (Debian, OpenSuSE), Windows, (also, but dated: DOS, Atari TOS, HP-UX)
network server | dokuwiki, postfix, dovecot, lighttpd, gitlab, mastodon, etc. |
---|---|
RTL synthesis | RTL Compiler, Ambit, Design Compiler, Leonardo, Quartus |
Simulation | NC Sim, Modelsim, Affirma, Spectre, Ultrasim, Hsim, Eldo |
Analysis | Leda, Formality, Primetime |
Design Environment | Cadence 5.x, Mentor Graphics |
Layout editor | Cadence Virtuoso & Encounter, Mentor tools |
Emacs/Makefiles, MS VC++; Version control systems: bzr, subversion, cvs, git, fossil
These are software projects I own myself or did as free software projects.
Date | Project |
---|---|
2011-now | net2o: Development of a next generation internet software stack ![]()
|
2014, 2015 | Contributions to ![]() |
2012, 2013, 2019 | Triceps 2, control a pick&place robot based on three digital servos, play peg solitaire and Go; the robot is operated by a b16 program, the Go playing engine on Android using optical recognition of the game field. This is demo code for LinuxTag, Makerfaire and CCC for the Forth-Gesellschaft booth/assembly |
2002, 2004 | b16 scalable minimalistic CPU; USB core, see ![]() |
1997-2011 | Development of a GUI editor and a underlying widget library for bigFORTH. bigFORTH port to Linux and Windows, licence change to GPL. About 100 widget classes. Published in Tagungsband Forth Tagung '97, Bernd Paysan, "MINOS - Visual bigFORTH", published on EuroForth'97, find the paper in ![]() |
1994-1997 | Design and implementation of a stack-based VLIW processor architecture especially suited for signal processing, while having low-latency calls and branches to fit high level language demands. Specifying the instruction set architecture, development of a simulator and demo programs, implementation in 12k lines synthesizable Verilog, performance estimation in 0.35u CMOS: at 300 MHz around 2 GOPS. Implements functional units, FPU, caches, instruction decoding, branch unit, bus interface... Started to write a compiler prototype (not finished). Diploma Thesis "Implementation of the 4stack processor using Verilog", ![]() |
1992-now | Development of a portable free Forth system based on a C-coded engine (GNU Forth, Gforth), written with a loosely-knit team over the internet. Published e.g. in EuroFORTH '93 conference proceedings, M. Anton Ertl, "A portable Forth engine", see also ![]() |
1991-1994 | Porting bigFORTH to 386/DOS, other features as above, object oriented extension, text-based GUI library. |
1988-1991 | Development of a Forth compiler system (bigFORTH) on a 68k platform (Atari ST). Generation of peephole-optimizied code. Integrated development environment, featuring decompiler, debugger, assembler, disassembler, support of host OS GUI. Published in VD 3/1991, Bernd Paysan, "Ein optimierender Forth-Compiler" Runs standalone on a 68k VME box, too. |
These patents were result of my diploma thesis. In my own opinion, they shouldn't have been granted.
Sports | Cycling, hiking, snorkling, nordic skiing |
---|---|
Books | Fantasy like ![]() ![]() |
Traveling | Great landscape, e.g. in east Asia |
Art | Painting, photographing, writing satires |
Look here for more details https://bernd-paysan.de/hobby.html
2002-now | Director of the ![]() |
---|---|
2017-now | Tresurer of the ![]() |
ASIC-Design: My main interest goes to the digital side of mixed-signal design, especially in connection with signal processing, with emphasis on a hardware-software codesign.
Software development: I'm interested in cryptography, networking, user interface libraries and the programming language Forth.
I can think for myself, and as a consequence come up with new and different solutions. Cost and time to market are as important for me as technical excellence. Work on intellectually rewarding projects is an important motivation for me as are trust and responsibility. I see teamwork not just as dividing work up between people, but as room for open discussion, being a consultant and consulting others when necessary.